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sampling) nlust be time nlultiplexed, a rotating brush 
3,100,234 mechanization becomes inefficient from the standpoint of 
TIRrlE-DEVESION MULTrPLEXER size, weight, and power consumed on a per measurement Hugh L* Dryden, deputy administrator of tile National basis. Furthermore, the control of  the sampling or clock Aeronautics and Space Administration, with respect to 
rate must be executed through the pou,er supply, There- an invention of John I?. RIeyer 
Filed Sept. 29,1961, Ser. No. 180,380 fore, external control via some master clock becomes a 
7 Claims. (Cl. 340-147) rather cornplex problem. The alternative is to let the 
roior act as a master ciock. This is undesirable because 
This invention relates to apparatus for time multiplex- (1) a timing source is inherently inaccurate, (2 )  a second 
ing of data, and more particularly to improvements pole must be allotted per switch to provide a clock output 
therein. for detection synchronization, and ( 3 )  a clock output 
The operation of time multiplexing may be simply de- must also be provided to data uses to assure proper input 
scribed in one aspect as the seqt~ential switching of N synchronization when required. If a metal to  metal con- 
input lines to a common output line o r  the sequential tact switch is desired there are two standard approaches 
switching of a common input line to N output lines. A 15 to solving the timing control problem. One is to go to a 
considerable number of different arrangenlents have been convcntional stepping switch. Here again, size, weight 
devised for effectuating this type o i  switching. Thesc have and power are costly on a per measurement basis. The 
included both electrical mechanizations, which employ second alrangement is to electronically sequence the D.C. 
rotating brush type of switches, ~elays, which are purely drive of crystal-can type relays. Here a considerable 
electronic type mechanizations which eKectively comprise 20 amount of circuitry is required to provide the sequencing 
logical circuitry and/or electronic switches, and a com- function. Conservatively, the circuit required for the se- 
bination of both electric and electronic mechanizations quencing of ten relays using conventional component as- 
w h e ~ e  circ~~itry and relays are combined :o effectuate the sembled flip-flop, will require around 150 components. 
desired result. This docs not include the relays themselves o r  any ampli- 
An object of this invention is to provide apparatus for 25 fication circuitry required to dlive them. The result is 
multiplex type switching which is simpler than the apps- soille inherent unreliability due to the multiplicity of tlie 
ratus available heretofore. con~ponents. 
Yet another object of this invention is to provide multi- A magnetic latching relay operates from pulses that 
plex switching apparatus which is reliable and retains its transfer the armature from one contact to another. In 
reliability despite power failures. 30 a multiplexer, there is an obvious advantage in using 
Still another object of the present invention is the pro- a latching type relay at low sampling rates. With a pull- 
vision of multiplexing apparatus which is simpler than in type relay, the average power consumed is independent 
that provided heretofore, more economical to operate, and of the sanlpling rate. With the latching ielay, power 
which will assume its correct operating sequence within is required only at the transfer times, and the average 
a minimum interval from the time of starting. 3 j power will reduce with the clock rate. This power advan- 
These and other objects of this invention may be tage at low rates, however, is not the prime reason for 
achieved in an arrangement wherein a plurality of mag- cconsidering their use in nlultiplexer design. Since the 
netic latching relays are employed in a circuit configura- relay is a bistable device, it has the inherent binary mem- 
tion to eifectuate sequential operation of these latching ory pioperties of a flip-flop circuit, a ferro-magnetic to- 
relays. The plurality of latching relays are divided in two 40 roid, or other commonly used two state memory cells. 
groups. Two phase-displaced clock pulses are provided. Since much of the circuitry requiied to sequence the relays 
Circuitry oi the relays is arranged so that a latching relay consists of logical memory, the possibility of implement- 
in one group is driven in response to the condition of ing both the sequencing logic and the switch with the re- 
opeiyition of the latching relays in the other groups and lay is quite promising. The result could appreciably 
a clock pulse of a particular phase. The latching reldys 45 reduce the total number of con~ponents requ~red for a 
are thus operated flom one of their latching conditions relay multiplexer when contrasted with electronic sequenc- 
to a second one of their latching conditions in sequence. ing using semi-conductor circuits. 
The novel leatures that are considered characteristic A latching relay circuit is equivalent to the well-known 
of this invention are set forth with particularity in the "set-reset" flip-flop circuit or bistable state flip-flop cilcuit, 
appended claims. The invention itself, both as to its 50 when the latching relay circuit is combined with certain 
organization and method of operation, as well as addi- gating logic. Considering a latching relay to have two 
tional objects and advantages thereof, will best be under- poles or to have doublepole double throw type switching, 
stood from the following description when read in connec- if only one pole of the double pole double throw switch 
tion with the acconlpanying drawings, in wbich: is considered it1 establishing the logical definition of the 
FIGURE 1 is a block schematic diagram of one pos- 65 circuit to be used herein there are two modes of operation. 
sible Inode of operation of a flip-flop re!ay in accoidatlce FIGURE 1 is a block schematic diagram illustrating one 
with this invention. possible mode of operation. FIGURE 2 is a block 
FIGURE 2 is a block schematic diagram of another schematic diagram illustrating another possible mode of 
possible mode of operation of a flip-flop relay in accord- operation. The relay flip-flop 20 has two inputs, one of 
ance with this invenlion. 60 them designated by the letter S or set drives the relay 
FIGURE: 3 is a circuit diagram of a magnetlc latching flip-flop to one of its stable conditions at which an oi~tput 
relay. may be derived fiom the output designated as Q. The 
FIGURE 4 i s  a schematic diagram illustraring the Mode second input designated by the letter 11 or lesct drives the 
1 operating condition enlploying a magnetic latching relay, relay flip-flop to its other stable state and enables an out- 
FIGURE 5 is a schematic diagiam illustzating the Mode 65 put to be deiived from the output designated by Q. 
2 operating condition employing a magnetic latching relay. Assume that the signal to be switched, A, is applied to 
FIGURE 6 is a block diagram of a multiplexer arrange- two AND gates respectively 22, 24 to which the respective 
rnent in accordance with this invention. output Q and g are applied, then employing logical 
FIGUItE 7 is a schematic diagram of the circuit for algebra the following may be stated. 
m~~ltiplexing signals in the multiplexer arrangement shown 70 X=&.A and I'= Q.A in FICURF 6. 
When a lclatively low number of mensuiements (per Here X is the output of the AND gate 22 and Y is the 
3, POO,2@4 
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output of the AND gate 24. Tbe respective equations non-ideal operation of the relay. If at all possible the 
will be recognized as indicating that a signal X is obtained design of the switching circuit should be hazard free. 
in the presence of signals Q and A, and a signal Y is This imposes the limitation on the Iatching relay 
obtained in the presence of signals Q and A. mechanization that the logical inputs (S=l or  R=l)  into 
In FIGURE 2 the set and reset inputs to the relay 5 any relay flip-flop cannot be controlled (gated) by that 
flip-flop provide the function of enabling outputs to be flip-flop or any other flip-flop changing state at the same 
respectively derived from the Q and Q outputs. Here it bit time. This constraint on the synthesis of the switching 
is desired to switch a plurality of input signals into a network demands either (1) additional logic circuitry or 
common output line. The input signals are respectively (2) isolation in time of the clocking and gating functions 
designated by B and C and they are respectively applied 10 in order to realize hazard free operation. 
to sthe AND gates 22 and 24 to which are also respectively The first approach requires either additional poles per 
applied the Q and Q outputs of the relay flip-flop 20. relay or additional two pole relays in excess of the number 
The output of the two AND gates, designated by Z may required to transfer the data. The second approach re- 
be expressed as follows: quires either a multi-phase clock or some sequence of 
15 delayed pulses derived from the input clock. In the in- Z=Q.B+V.C terest of a minimum component design, and more specif- 
or an output Z is obtained when signals Q and B are ically a minimum relay configuration a modification of 
present OF when signals Q and C are present. the clocking system seems the better approach. 
The circuitry of a magnetic latching relay may be Reference is now made to FIGURE 6 which is a block 
representeg by the schematic shown in FIGURE 3. Such 20 diagram of an arrangement for a multiplexer in accord- 
latching relay has a first coil L1 with its ends terminat- ance with this invention. This includes a plurality of 
ing in terminals 9 and 10 and second coil L2 with its ends magnetic latching relays respectively represented by the 
terminating terminals 1 and 5. The relay has a set of rectangles K1 through K9. The nomenclature used to 
double pole double throw contacts. Application of a indicate the inputs and outputs of the relays is identical 
current of one polarity to the coil L1 causes the double 25 with that shown in FIGURE 4 where excitation of the 
pole double throw contacts of the relay to be operated It  and S inputs respectively connect the A input to the 
to the condition shown in tlie drawing wherein a connec- S outpot or the Y output. The arrow heads indicate 
tion is made between external terminals 4 and 7 and ex- the direction of signal flow. The latching relays K1 
ternal terminals 8 and 2. Application of a current of through IL9 are divided into two groups and the last relay, 
the same polarity to the coil L2 will cause the double 30 I@, has one half its contacts in one group and the other 
pole double throw contacts to be operated to a position half in the other group. That is the inputs A and S and 
wherein there is connection between external terminals 4 the X output of the K9 relay are associated with one of 
and 6 and external terminals 8 and 3. Effectively, a posi- tbe groups and the R input and Y output of the IC9 relay 
tive pulse applied to either terminal 1 or terminal 9 is associated with the other group. 
(negative on 5 or  10) will operate the relay to the posi- 35 FIGURE 7 shows the signal switching connections tc, 
tion shown. whereas a negative pulse applied to either the relays If1 through IC9. This is omitted from FIG- 
terminal 1 or terminal 9 (positive to 5 or 10) will transfer URE 6 in order to simplify the drawing as well as the 
the armature to  the opposite contacts. The electrical explanation thereof. In FIGURE 6 there is shown a 
representation of flip-flop inputs is then as follo~vs: single clock generator 30 supplying its output to drive a 
R=O (no pulse), R = l  (positive or negative pulse), S-0 40 flip-flop circuit 32. The output of the flip-flop circuit 32 
(no pulse), S=l (positive or negative pulse). Thus, if constitutes alternate outputs C, C' fi.oin the clocl; gen- 
for example, \re define N=l (positive pulse) S-1 (posi- erator 30. Effectively the clock generator 3@ and fiip- 
tive pulse) h e  mode I circuit arrangement for a latching flop 32 comprise a two phase clock generator. The 
relay is shown in FIGURE 4 and corresponds the relay output C from the flip-flop circuit 52 is applied to the A 
flip-flop arrangement shown in FIGURE 1, The R pulse 'L5 input of relay KB. It  will be assumed that ihis relay at 
input is applied to terminal 10 and terminal 9 is con- ilic end of a previous operating cycle was last left in its set 
nected to ground. The S pulse input is applied to termi- slaie. As a result the clock pulse app!ied to its A input 
nal 1 and terminal 5 is connected to ground. The signal is eniilied from its X oulput and thereafter applied to 
A to be successjvely switched to a pl~rrality of ouiputs, is ihe set inpui of the relay K2 tci drive ii to its sct state. 
applied to terminal 4, and as indicated in the drawing 50 The next clock pulse C' emitted by the flip-flop circuit 
this terminal is connected to either the X or Y output 32 is applied to t!ie h i r ip~~l  of rel~iy 1<2. Accordingly, the 
depending upon whether the S or R excitation was last clock pulse is emitted from the X output of this relay 
appIied. which is coilnected to the reset inprit of rhe rclay K1 srrd 
The second mode of operation as shown by FIGURES 5' to th,: set input of the relay K3. Belay K I  is driven to 
uses the two output terminals 6 and 7 as input terminals. 5j its reset state and relay KS to its set state. The nest 
The reset and set inputs are applied to the terminals I@ clock pulse (C)  which is applied to the A input of relay 
and 9 and 1 and 5 respectively as before. B and C inputs K I  is now emitted from its Y output since rclay 1<1 is 
respectively are connected to terminals 7 and 6 and the Z driven to its reset state. Relay K3, now in its set state 
output is arrived from terminal 4. will then apply this clock pulse C through its X output 
It may be seen fronl the above that the latching relay 60 to the reset input of reIay KZ and to the sct irtpui of relay 
presents a rather versatile logic block with its equivalent K-b. 
memory and gating functions. Furthermore, the gated The nest C' clock pulse will now be applied from the 
inputs are not confined to discrete binary levels as a semi- I' output of relay K 2  to thc A input of relay K.9, now in 
conductor logic, This gives 3, rather useful degree of f rez  its set state. 
dom to the logical designer. (jj ?'hiis, since the X oritput of relay K4 is connected to 
In interconnecting a plurality of Itttching relays into n the reset input of re1;ip IC3 and tci tlie set input of relay 
multiplexer system using a simple sequence of clock K5, the C' cIock pulse resets relay i<J a~nd sets relay K5. 
pulses, satisfactory operation is theoretically but not prac- The next clock pulse C which is applied to relay K1 
tically possible. This arises because the relay armature is applied from its U output now connectcd to the R 
transfer is not instantaneous. With a finite lime required 70 input of relay R3, thru its Y output to the A input of 
to transfer an armature, a relay in the set state mill lose relay K 5  which is now in its set state. Thus the input 
its reset excitation as soon as the contact begins to tmns- of ihis re1::y is connected lo tile >; otttput of this relay. 
fer, At normal reset excitation the armature may vibrate The X outpiit of relay M 5  is coniiectecl to ibc reset inp~rl 
as in the doorbell circuit. This vibr-ation is refer1,ed ti? of Kd whereby the just applied clock pulse can drive 
as a hazard in the contact network resulting fronr the 7.j itlay K4 to its reset state. The X output of relay K4 is 
3,100,294 
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also connected to the set input of relay K6. Thus relay 
6 
It is noteworthy that the arrangement shown in FIG- 
K6 is also driven to its set state. URE 7 is reversible, that is, if it is desired to connect a 
The next clock pulse C' which is emiiied from flip- single input in sequence to a piuraliiy of ouipurs rhen 
flop 32 will thus be transferred through relays K2 and K4 the single input can be the output terminal 40. The sig- 
to the X output of relay K6 to be applied thereafter 5 nals applied thereto will be applied in sequence to the 
to the reset input of relay K% and the set input of K7 respective signal input terminals. 
to drive these relays respectively to their reset and set In an embodiment of the invention which was built, 
states. the latching relays which were used were of the type 
The next C clock pulse output from the flip-flop 32 is manufactured by Sigma Instrument Company designated 
applied through relays K1, K3, K5, and K7 to the X 10 as type 32JPD45 GDSIL. These are standard adjust- 
output of relay K7. The X output of relay K7 is con- ment 325 ohm dual coil relays with a plug-in header and 
nected to drive the relay K6 to its reset state and relay silver contacts. This designation of the relay is provided 
K8 to its set state. The next clock pulse C' from the by way of illustration and not to be employed as a limita- 
flip-flop 32 is applied through relays K2, K4, K6 and the tion upon the invention. 
X output of relay K8 to reset relay K7 and to set relay K9. 15 The advantages of the system shown, is that no active or 
The next clock pulse C is then applied through relay K1, passive electrical components are required i n  the inter- 
K3, K5, K7 to reset relay K8 and relay K9. The next connection of the relays, and further the logical design 
@' pulse from the flip-flop 32 is applied through relays allows the operation to start from any one of the 502 
K2 to K4, K6 and K8 over the Y output of K8 to said possible monoperating states. The relay deck will then 
relay K l  thus establish the arrangement condition for 20 assume its correct operating sequence within a frame 
a new cycle. period. This means that the system does not require 
Shown below is a truth table which provides at a glance additional monitoring and reset circuitry to insure proper 
the sequence of operations of the latching relays K1 operation and turn on  after momentary failure of the 
through K9 in response to  input pulses at intervals to system. Furthermore, such automatic unfouling is accom- 
through ts. Jt is believed that the table is self-explana- 25 plished with no increase in power consumption. Finally, 
tory wherein 1 represents a relay that is set and 0 rep- the logical interconnection permits data switch intercon- 
resents a relay that is reset. nections such that it is virtually impossible to switch more 
Table 1.-Truth Table than a single measurement to the common output terminal even in the case of component or wiring failure. Those 
30 skilled in the art will readily appreciate how to combine a 
plurality of the multiplexers of the type shown in this in- 
vention to achieve more complicated desired telemetering 
arrangements, without departing from the scope and spirit 
of this invention. 
35 There has been accordingly shown and described herein 
a novel, simple and useful multiplexing arrangement 
whereby a plurality of signals may be sequentially w n -  
nected to a single output terminal or a single input ter- 
minal may (be beequentially connected to a plurality of 
40 output terminals. 
What is claimed is: 
FJGURE 7 shows the arrangement for making connec- 1. Apparatus for sequentially connecting a plurality of 
tion to the remdning available of the latching signal source terminals to a single output terminal, said 
relays K l  through K9 for bandling the multiplexing. aPIYaratus comprising a plurality of latching relays, said 
The d e s i ~ a t i o n ~  of the relay terminals are those shown in 45 latching relays being arranged in a sequence, each said 
FIGURE 3, me input terminals are designated by the latching relay having a first and second signal input ter- 
reference 5 through 110, Input signal terminals minal and a signal output terminal, first coil means, exci- 
through 110 eaoh connects to terminal on each tation of which connects only said first input terminal to 
digerent one of the latching relays ~1 through K9, The said signal output terminal, and second coil means, excita- 
firsf input terminal is connected to terminal 50 tion of whioh connects only said second signal input ter- 
sn relay ~ 1 .  me output from each one of the relays re- minal to  said signal output terminal, means connecting 
spectively K1 through is from its terminal 8, the first and second signal input terminals of a first of said 
me N ~ .  g terminal of each lower order relay is connected Sequence of latching relays to a first and second of said 
to the N ~ .  2 terminal of a higher order relay. ~h~ output plurality of signal source terminals, means respectively from the entire multiplexing arrangement is taken from 5s connecting a different one of said remaining signal source 
the No. terminal of the last relay which is terminals to  the second signal input terminal of a different 
to an output terminal 40, Therefore, as the relays KI one of said sequence of latching relays, means for connect- 
through K9 sequence in the mamer previously ing the output terminal of each one of said relays in said 
the input signals applied to input through sequence to the first input terminal of a succwding relay 
applied to the output terminal which GO in said sequence, means connecting the output terminal 
i s  connected to terminal 8 of the relay K9. of the last latching relay in said sequence to said single 
Effectively when any one of the magnetic latching relay output terminal, and means for applying excitation suc- 
cessively to said sequence of latching ~elays first to a sec- is in its reset state terminal 3 is connected to terminal 8. 
ond coil means of one of said latching relays, then lo a Whenever any one of the magnetic latching relays is in its second coil of the latching relay in said se- 
set fitate then terminal 2 is connected to terminal 8. In e~ quence, then to Ule first 
means of said one of said 
accordance with the previous description and succinctly 
shown in the relays K2 KB are in their latching relays to thereby sequentially connect each of sitid 
reset states and relay KI is in its set state at the beginning. plurality of signal source terminals to said single output 
Thus the terminal 1 of relay K1 can be connected through t e ~ i n f ~ p a r a t u s  as recited in claim I whe,ein said means 
all the relays to the terminal 8 of relay K9. Thereafter as 70 
relays K2 through successively sequence from their for applying excitation successively to sard sequence of 
reset to their set states and back to reset states they latching relays first to a second coil means of one of said 
provide a path of contact connections for successively con- latching relays, then to a second co11 means of the next 
netting the input terminals I2 through I10 to the output latching relay in said sequence, then to the first coil m c a ~  
terminal 40 through terminal 8 of relay K9. 75 of said one of said latching relays to thereby sequentially 
7 
mnnect each of said plurality of inputs to  said single 
O~itput erminal includes, for each of said latching relays, 
an excitation input terminal, a first and second excitation 
output terminal, and means connecting said excitation 
input terminal only to said first excitation output terminal 
upon excitation of said first coil means and only to said 
second excitation output terminal upon excitation of said 
second coil means, means connecting each said second 
excitation output terminal of each odd numbered relay 
in said relay sequence except the last and next to the last 
to the excitation input terminal of the next succeeding 
odd nun~bered relay in said sequence, means connecting 
each said second excitation output terminal of each even 
numbered relay in said relay sequence except the last to 
the excitation input terminal of the next succeeding even 
numbered relay in said sequence, means connecting the 
first excitation output terminal of said first relay in said 
sequence to the second coil means of said second relay 
in said series, means connecting the first otitput excita- 
tion terminal of each of the remaining relays in said 
sequence except the last to the second coil means of an 
immediately succeeding relay and to the first coil means 
of an immediately preceding relay in said sequence, means 
connecting the second excitation output terminal of said 
next to the last of said odd numbered relays in said 
sequence to the first coil, means of the last of the even 
and of the odd relays in said sequence, means connecting 
the second excitation output terminal of the last of the 
even nun~bered relays in said relay sequence to the second 
coil means of the first of the relays in said sequence, a 
two phase c!ock generator, means to apply one phase out- 
P L I ~  of said two phase clock generator to the input excita- 
tion terniinal of the first relay in said relay sequence 
and means to apply the other phase output of said two 
phase clock generator to the input excitation terminal of 
the second relay in said relay sequence. 
3. A relay multiplexer comprising a plurality of latch- 
ing relays arranged in a numbered sequence, each s3id 
latching relay having a first coil means, a second coil 
means, an input excitation terminal, a first and second 
output excitation terminal, and nieans for connecting saicl 
input excitation terminal only to said first output excita- 
tion terminal when said first coil means is excited and 
for connecting said input excilation terminal only t s  
said second output escitation terminal when said second 
coil means is excited, means for operating said latching 
relays in said numbered sequence, inc!uding, means con- 
~lecti~ig each said second excitation o:~tput terminal of 
each odd numbered relay in said relay sequence except 
the last and next to lasl to the excitation input tesn~in:~l 
of the next succeeding odd numbered relay in said 
sequence, means connecting each of said second escita- 
tion o u t ~ u t  erminal of each even numbered relay in said 
relay sequence except tlie last to the escitatiun inpiit 
terminal of the next succeeding even nurnbercd relay in 
said sequence, means connecting the first excitation our- 
p i t  tel.nlinal of said first rel:iy in said sequence to the 
sccond coii means of said second relay in said series, 
mcans respectively connecting the first output excitation 
terminal of each of the remaining relays in said sequence 
e:icepl thc last to the second coil means of :in immediately 
succeeding relay and to the first coil means of an in~nietli- 
ateiy preceding relay in said sequence, means connecting 
r!le xcond excitation output terminal of said next to the 
!:rst of said odd ni~mbcseci relays in said sequence to tlie 
first coil means of the last of the even and of the odd 
r-el:iys in said sequence, Inearrr connecting the secunci 
excitation output terminal of the last of the cvcn num- 
bered relays in s ~ i d  relay sequence to the second coil 
ineans of the first of the relays in said sequence, a two 
p h ; l i ~  clack g%ilerator, mcans to apply the one phase 
~ ; ~ r t p ~ i t  of jaid two phase clock gener:itor to the input 
cici:atio~~ tpr~i~inal of the first relay in said relay sequence, 
;ind means to apply the other phase output of said t w o  
8 
phase clock generator to the input excitation terminal 
of the second relay in sd~d relay sequence. 
4. A relay nlult~plexer comprising a plurality of latch- 
ing relays in a numbered sequence each hav~ng double 
5 pole double throw contacts including respectively a fiist 
and second common contact, first, second, third and 
fourth output contacts, a first coil, excitation of which 
causes said first and second common contacts to respec- 
tively be connected to said first and third output con- 
10 tacts, a second coil excitation of which causes said first 
and second common contacts to be ~espectively connected 
to s a ~ d  second and fourth output contacts, means con- 
necting the second common contact of each relay to the 
thild output contact of a succeeding relay in said 
1.5 sequence, and means for applying excitation to the first 
and second coils of said plurality of latching relays for 
connecting the common contacts of said relays first to 
the respective first and third output contacts, then to the 
respective second and fourth output contacts then to the 
20 first and third output contacts again, said means including 
a two phase clock generator, means for applying one 
phase output of said clock generator successively to  the 
second coil means of the even numbered relays in said 
0 - 
relay sequence thru the double pole double throw con- 
-J tacts of said odd numbered relays in said sequence, and 
means for applying the other phase output of said clock 
generator successively to the second coil means of the 
odd numbered relays in said relay sequence thru the 
double pole double throw contact of said even numbered 
30 reldps in said sequence. 
5. A relay multiplexer as recited in claim 4 wherein 
said means for applying one phase output of said clock 
generator successively to the second coil means of the 
even numbered lelays in said relay sequence thru the 
" double pole double throw contacts of said odd numbered 
relays in said sequence, and means far applying the other 
phase output of said clock generator successively to the 
second corl means of the odd numbeted relays if said re- 
40 lay sequence thru the double pole double t h ~ o w  contacts 
of said even numbered relays in said sequence includes 
mean\ ~espzct~vcly connecililg the second output tontact 
of all odd numbe~ed rzlays In s a ~ d  sequence except the 
iast and next to the last to the first common contact of 
the respertive succeeding odd numbered relays In said 
" sequence, means ~espectrvely connect~ng the second out- 
put contact of all even nunlbe~ed lelaps in said sequence 
except the last to the fitst common contact of the respec- 
tive next succeed~ng even numbe~ed ~elays In said se- 
quence, means retpectively connecting the first output 
contacts of all the odd numbered islays in said sequence 
except the f i~st  and last to the respective second coil 
nieans of a succeeding relay in s a ~ d  sequence and to the 
respect~ve first cod means of a p~eceding relay in said 
sequence, lneans respectively connecting the first output 5 5 contacts of all even numbered lelays in said sequence to 
the lespective second coil means of a preced~ng. ielay in 
3a1d sequence and to the ~espective firct toll means of a 
respective first c o ~ l  means of a succecdlng relay in said 
sequence, means conneci~ng the second o~tlput contact of 
the next to last odcl numbered relay In s a ~ d  sequence to 
the first coil means of said iast of the even nun~bered 
and inst of the odd numbered relays in said sequence, 
means connect~ng the first outptrt contact of the first of 
s a d  odd numbe~ed relays to the second cod means of the 
'j f i~s t  01 the even nnmbeletl rtldys, means apply~ng one 
phase of s a ~ d  clock generator o u t ~ u t  Id  the first ccrmmon 
terminal ot the f i~s t  lelay, and means appiy~ng s a d  other 
phase clock genelator ouiput to the first common term~nal 
of second relay. 
6. A relay multiplexer compris~ng a plurality of latch- 
ing relays arranged in a numbered sequence, each having 
double pole cloublc throw contacts rn~luding a first com- 
n~ori c ~ n t d ~ t ,  fi~bt, second oiitput conlacts, a first coil, ex- 
citat~on of which causes said first and second common 
15 co,,tact\ to be connected to s a d  fils1 oufput contact and 
8,100,294 
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a second coil excitation of which causes said first com- '7. The improvement in multiplexing networks of the 
mon contacts to be connected to said second output con- type wherein a plurality of relays are driven in sequence 
iacis, means for operating said iatching relays in said to  sequenrialiy connect a plurality of different signai 
numbered sequence comprising a two phase clock gen- sources to a single output, said improvement complising 
erator, means respectively connecting the second output a plurality of latching relays in a numbered sequence 
contact of all odd numbered uelays in said sequence ex- each having a set stable state and a reset stable state, and 
cept the last and next to  the first common contact of the means for driving each relay from its set to its reset stable 
respective succeeding odd numbered relays in said se- state and vice versa, each relay having a set of double 
quence, means respectively connecting the second output pole double throw contacts including a first and second 
contact of all even numbered relays in said sequence ex- common contact, first, second, third and fourth output 
cept the last to the first common contact of the respective contacts, said first and second common contacts being 
next succeeding even numbered relays in said sequence, respectively connected to said first and third output con- 
means respectively connecting the first output contacts of tacts when said aelay is in its reset state and to said sec- 
all the odd numbered relays in said sequence except the ond and fourth output contacts when said relay is in its 
first and last to the respective second coil means of a l6 set state, a two phase clock pulse generator, means for 
succeeding relay in said sequence and to the respective applying one phase clock generator output to the first 
first coil means of a preceding relay in said sequence, common contact of the first relay in said numbered se- 
means respectively connecting the first output contacts of quence, means for applying one phase clock generator 
all even numbered relays in said sequence to the respec- output to  the first common contact of the second relay 
tive second coil means of a preceding relay in said se- 20 in said numbered sequence, means interconnecting the 
quence and to the respective first coil means of a respec- first common contacts and fi'rst and second output con- 
tive first coil means of a succeeding relay in said sequence, tacts of all said relays to cause sequential operation from 
means connecting the second output contact of the next set to  reset to set stable states of all said relays in said 
to the last odd numbered relay in said sequence to the sequence thru the contacts of a preceding relay respon- 
first coil means of said last of the even numbered and 25 sive to output from said two phase clock generator, and 
last of the odd numbered relays in said sequence, means means interconnecting the second common contacts and 
connecting the first output contact of the first of said odd third and fourth output contacts of all said relays to se- 
numbered relays to the second coil means of the first of quentially connect the second output contact of each re- 
the even numbered relays, means applying said clock lay in said numbered sequence to the second Cmmon 
generator output to the first common terminal of the first 30 contact of the last relay in said numbered sequence as 
relay in said one phase sequence, and means applying said said relays are driven in sequence to their set stable states. 
other phase clock generator output to the first common 
terminal of second relay. NQ references cited. 
